We have incorporated a single crystal silicon shunt capacitor into a Josephson phase qubit. The capacitor is derived from a commercial silicon-on-insulator wafer. Bosch reactive ion etching is used to create a suspended silicon membrane; subsequent metallization on both sides is used to form the capacitor. The superior dielectric loss of the crystalline silicon leads to a significant increase in qubit energy relaxation times. T1 times up to 1.6 µs were measured, more than a factor of two greater than those seen in amorphous phase qubits. The design is readily scalable to larger integrated circuits incorporating multiple qubits and resonators.
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The Josephson phase qubit is an attractive candidate for scalable quantum information processing in the solid state [1] [2] [3] [4] [5] . This qubit has achieved several important milestones, including realization of high-fidelity entangling gates in two and three qubit circuits [4] , violation of a Bell's inequality [5] , and full characterization of highly non-classical states in linear microwave resonators [6] . However, qubit performance is limited by relatively short coherence times, under 1 µs. It has been shown that the dominant energy relaxation mechanism is dielectric loss induced by a continuum of low-energy defect states in the amorphous thin films of the circuit [7] . In the most common approach to qubit realization, a ∼ 1 µm 2 Josephson junction is shunted by an external thin film capacitor of order 1 pF [8] ; in this case, qubit T 1 is determined solely by the loss tangent of the bulk capacitor dielectric: T 1 = 1/ω 10 tan δ, where ω 10 /2π is the qubit frequency. There have been efforts to develop amorphous dielectrics with improved intrinsic (low-temperature, low power) loss for superconducting qubit applications [9] . An alternative approach is to incorporate crystalline, defectfree dielectrics into the qubit circuit. Molecular beam epitaxy techniques have been used to grow single-crystal Al 2 O 3 tunnel barriers on crystalline Re underlayers, and phase qubit circuits incorporating these barriers demonstrate a significant reduction in the density of spurious microwave resonances [10, 11] . Moreover, there has been progress in the incorporation of epitaxial Josephson junctions into transmon qubits, although T 1 times were under 1 µs [12, 13] . Other work involves the development of grown bulk crystalline Al 2 O 3 for phase qubit shunt capacitors [14] . However, the robust, repeatable growth of crystalline dielectrics for superconducting qubit circuits remains a daunting challenge.
In this work, we demonstrate the realization of a Josephson phase qubit incorporating a crystalline silicon shunt capacitor. Silicon growth has been perfected over decades by the integrated circuit industry, and commercial-grade intrinsic silicon displays an internal quality factor in excess of 10 6 in the low-power, lowtemperature regime relevant to qubit operation. More- over, silicon-on-insulator (SOI) technology provides a path to the incorporation of a crystalline silicon membrane into a thin film parallel plate capacitor. There was a recent demonstration of high quality-factor lumpedelement LC microwave resonators incorporating such crystalline silicon membranes, with intrinsic Q in excess arXiv:1210.1545v1 [cond-mat.supr-con] 4 Oct 2012 of 2×10 5 [15] . Using a variant of this process, we are able to integrate the low-loss SOI capacitor with a 1 µm 2 scale Josephson junction and the associated control and readout circuitary to realize a phase qubit with significantly improved energy relaxation times.
The process flow and layer stackup are shown in Fig. 1(a) , while the phase qubit circuit layout is shown in Figs. 1(b-c) . The devices were fabricated from commercial SOI wafers comprising a 400 µm silicon handle, 500 nm of buried SiO 2 (BOX), and a 2 µm crystalline silicon device layer. The wafer was photolithographically patterned on the back side, and Bosch reactive ion etch (RIE) and buffered oxide etch (BOE) steps were used to create a suspended silicon membrane with area 500 × 600 µm 2 . Following an HF acid dip, blanket Al thin films were sputter deposited on the front and back sides of the wafer. The front side of the wafer was patterned and chemically etched to form the base electrode of the Josephson junction, including the qubit loop and the shunt capacitor plates; flux biasing and readout resonator structures were also formed in this layer. The native aluminum oxide was removed from the base electrode layer via ion milling, the junction tunnel barrier was formed by thermal oxidation at ambient temperature (with a typical exposure of 100 mT O 2 for 10 minutes), and the Al junction counterelectrode was deposited and chemically etched to complete the circuit.
A micrograph of the completed device is shown in Fig. 2(a) . The 680 pH qubit loop inductance consists of the parallel combination of two 300 µm × 500 µm Al loops with a 1.5 µA, 1 µm 2 Josephson junction fabricated at the middle of the central branch; this gradiometric configuration provides reduced sensitivity to fluctuations of the ambient magnetic field. The low-loss junction shunt capacitance comprises the series connection of two capacitors formed from the metallized back surface of the silicon membrane and two 200 × 200 µm 2 plates on the top surface of the chip, with the crystalline silicon device layer acting as capacitor dielectric. The dc bias flux and fast measurement pulses are coupled to the qubit via an on-chip bias coil with mutual inductance 2.4 pH to the qubit loop, and the qubit is inductively coupled to a 3 GHz LC resonator used for both excitation and readout. We thus avoid the need for any explicit galvanic or capacitive connection to the phase qubit loop. The device layout is carefully symmetrized to ensure that the floating bottom electrode of the qubit capacitance acts as a virtual ground. This arrangement minimizes spurious dielectric loss in the buried oxide at the edges of the membrane cavity due to any microwave potential that might develop on the bottom electrode. We anticipate that in future work the need to symmetrize the circuit can be eliminated by explicitly grounding the bottom electrode using microfabricated vias to connect the top and bottom metallization layers through the silicon dielectric.
The 3 GHz readout resonator is capacitively coupled to a microwave feedline as shown in Fig. 2(b) ; coupling to the feedline results in a loaded Q of order 1000. By driving through the readout resonator at the qubit frequency (in the range from 5-6 GHz), we are able to perform coherent qubit rotations. Qubit measurement is performed by applying a fast (few ns) bias pulse through the flux line that projects the qubit |1 state out of the 01 manifold, resulting in a change in the circulating current state and effective inductance of the qubit loop. Thus, there are two distinct plasma frequencies associated with the measured qubit, as shown in Fig. 2(c) . To read out the qubit we perform a standard homodyne measurement of the transmission across the LC resonator, relying on the small shift in resonant frequency associated with the two qubit measurement outcomes as shown in Fig. 2(d) .
The qubit chip is mounted in an aluminum box and anchored at the 35 mK mixing chamber plate of a dilution refrigerator; the experiment is surrounded by a cold cop-per can coated with infrared-absorbing epoxy to suppress quasiparticle generation due to blackbody radiation from higher temperature stages of the cryostat [16] . The dc and microwave control lines are heavily filtered at 4.2 K and at the cold stage to suppress thermal excitation of the qubit. We have performed standard microwave pulse sequences to evaluate qubit coherence over a range of bias points; results are shown in Fig. 3 . Qubit Rabi oscillations decay with a characteristic time in excess of 500 ns. Qubit Ramsey fringes decay on a shorter timescale of order 100 ns; as our qubit has no flux sweet spot Ramsey decay is dominated by excess low frequency magnetic flux noise [17] [18] [19] . Qubit energy relaxation times up to 1.6 µs have been measured, and energy relaxation times greater than 1 µs have been measured on multiple devices. These SOI-based phase qubits thus display energy relaxation times that are a factor of 2-3 better than the T 1 times of state-of-the-art phase qubits incorporating lowloss a-Si:H shunt capacitors [20, 21] . It is worthwhile to consider the coherence budget of our qubit device. First, dielectric loss in the crystalline silicon shunt capacitor presents an ultimate limit to qubit T 1 . However, the measured loss tangent of 5 × 10 −6 would correspond in our device to an energy relaxation time around 10 µs, far in excess of the measured T 1 . Next, qubit T 1 is limited by coupling to the heavily damped readout resonator, a phenomenon known as the Purcell effect [22] . However for our device and operating parameters the Purcell limit to qubit T 1 is around 20 µs. Instead the current devices appear to be limited by overcoupling to the flux bias coil: experiments reveal an oscillatory dependence of T 1 on qubit bias frequency which we have determined to arise from a frequency-dependent impedance transformation of the dissipation looking into the flux line. We anticipate that it will be straightforward to suppress this decoherence channel by re-engineering the bias tee on the flux line and by reducing the mutual inductance from the flux bias coil to the qubit.
The SOI-based phase qubit can be adapted to realize more complex quantum circuits without any additional fabrication steps. We have fabricated a circuit in which one SOI phase qubit is inductively coupled to two on-chip LC resonators; a micrograph of this circuit is shown in Fig. 4(a) . With this circuit we we have performed swap spectroscopy of the LC resonators [23, 24] . In this experiment, the qubit is initially detuned from the resonator and a microwave π-pulse is used to promote the qubit to the excited state. Next, a fast bias pulse is used to bring the qubit into or close to resonance with the LC mode, and the two systems are allowed to interact for a variable period of time. Finally, the qubit is measured in the conventional way. In Fig. 4(b) we show swap spectroscopy of an LC mode at 5.89 GHz. The false color plot of qubit excited state occupation P 1 versus frequency and interaction time displays a characteristic chevron pattern, with coherent swaps on resonance at the coupling frequency 190 MHz. In summary, we have characterized the coherence of phase qubit circuits incorporating single crystal silicon capacitors derived from SOI wafers. The qubit T 1 times are more than a factor of two greater than those observed in state-of-the-art phase qubits incorporating low-loss amorphous shunt capacitors. The SOI phase qubits are readily integrated into more complex circuits incorporating multiple qubits and resonators. Thus SOI technology could provide a path to scalable, coherent multi-qubit circuits for rigorous investigations of quantum algorithms. This work was supported in part by IARPA through grant W911NF-09-1-0368 and by the National Science Foundation through grant DMR-0805051. Some work was performed at the Cornell NanoScale Facility, a member of the National Nanotechnology Infrastructure Network, which is supported by the National Science Foundation (Grant ECS-0335765).
